RTL Engineer Memory Subsystem - Bangalore

Role Overview We are looking for a talented RTL Engineer to help build Velaura's next-generation Physical AI SoC, with a focus on the high-speed, low-power memory subsystem that feeds the chip. In this role, you will work closely with architects, performance modelers, software engineers, verification engineers, physical design teams, and memory IP and PHY partners to transform innovative architectural concepts into production silicon. You will own significant portions of the memory subsystem de… This is a short preview. Tap Apply to read the full job description and apply on the employer's or recruiter's page.